Abstract-This paper addresses voltage control of distributed dc power systems. DC power systems have been discussed as a result of the introduction of renewable, small-scale power generation units. Also, telecommunication power systems featuring UPS properties might benefit from a broader introduction of dc power systems. Droop control is utilized to distribute the load between the source converters. In order to make the loading of the source converters equal, in per unit, the voltage control algorithm for each converter has to be designed to act similar. The dc side capacitor of each converter, needed for filtering, is also determined as a consequence. The root locus is investigated for varying dc bus impedance. It is found that the risk of entering converter over-modulation is a stronger limitation than stability, at least for reasonable dc bus cable parameters. The stationary and dynamic properties during load variations are also investigated.
I. INTRODUCTION
T HIS PAPER addresses droop dc bus voltage control and its stationary and dynamic behavior. The controller design also gives a specification of the dc side filter, in this case purely capacitive.
Several different dc bus voltage control schemes exist [1] , of which two seem commonly used: master-slave and droop control [2] . The master-slave method strongly relies on fast communication between the source and load converters. One of the converters, referred to as the master, is responsible for controlling the dc bus voltage and distributing power references to the other source converters. In this paper voltage droop control is utilized. Droop control does not require any communication between the converters. Instead, the dc bus voltage is measured at each source converter and all the source converters contribute to balance the total power consumed by the loads and the losses of the dc power system. In common voltage droop control, the dc bus voltage declines linearly as the output current, or in some cases power, for the converter increases in order to give stable operation. This, of course, yields a stationary error in the voltage level.
The paper starts with an overview of the simulation model. Then the dc bus voltage controller utilized in the analysis is introduced. The simulation model parameters are given and the controller parameters are discussed. The root locus dependency on dc bus impedance is investigated, and it is found that the risk of entering converter over-modulation is a stronger limitation than stability, for reasonable dc bus parameters. Last, simulation results for a five-converter ring bus dc system with realistic cable data are shown.
To investigate the transient response of the dc bus voltage controllers, the power references for the power fed to the loads are changed in steps.
II. SIMULATION MODEL
The investigated dc distribution network consists of five converters where three are operated as sources and two are feeding power to loads. The converters are connected to galvanically separated ac power sources or loads. The grids should be galvanically separated to avoid a low impedance path for the zero-sequence currents, discussed in [3] . Fig. 1 shows a five-converter dc power system configuration, representative for the ones considered in the analysis.
Each converter has a front interface with an inductive connection to the source or load. Therefore, the end interface connected to the dc bus should be capacitive. Consequently, the front side of the converter is current controlled, and the end side is voltage controlled. To control the end side voltage, i.e. the dc bus voltage, each converter intended for voltage control measures the voltage at its converter to bus interface. Fig. 2 shows one of the converter subsystems of the dc network. From Fig. 2 it is clear that the converters considered are self-commutated, three-phase full bridges. The dc link capacitor is used to partly decouple the ac and dc systems in such a way that a disturbance on one side is not reflected on the other side of the converter. In [2] , a similar system is investigated but thyristor-based current source converters (CSCs) are used instead of transistor equipped voltage source converters 0885-8993/03$17.00 © 2003 IEEE Fig. 2 . Converter forming the interface between the dc bus and its three-phase ac network, source or load.
(VSCs). The main advantage gained by using transistor based VSCs compared to thyristor based CSCs is that the harmonic content of the ac side current is reduced to a large extent. For transistor-based VSCs the switching frequency can be selected arbitrary, which means that the ac line current can be controlled to be free of low order harmonics. However, a controller of higher bandwidth and complexity is required. Furthermore, the losses are higher and the power handling capability lower. The cost of the converter including transducers and controllers is in most cases higher.
A. DC Bus Model
Two dc bus models are discussed in this paper. The dc bus voltage controllers are designed based on the assumption that the dc bus is purely capacitive. Therefore, a purely capacitive dc bus with capacitance equal to the total converter dc link capacitance, is analyzed first. Then a more realistic dc bus network with the cable segments modeled as capacitive and inductive -links, according to Fig. 3 , is analyzed. In [4] , large signal stability in the case of distributed converters supplying constant power loads is investigated. From [4] an input -filter specification for the load converter is obtained based on the maximum output power for the load converters and the total source converter output resistance. An equilibrium point criterion is used to formulate an upper limit for the output resistance of the source converter, which results in an intuitively understandable criterion stating: The equivalent load resistance must be higher than the source converter output resistance. Mathematically, this is expressed (1) with notations according to Fig. 3 . A lower bound for the source output resistance is also given in [4] . In the case of a single load converter consuming constant power, the lower bound is given by (2) Modifications made to the latter expression to include the case with several constant power load converters are shown in [4] . The derived expressions are based on the assumption that the resistance is common for all the paralleled converters. In a distributed power system this is not likely. The resistance is instead distributed along the cables. Furthermore, the inductance is also a property of the cables used and not inserted on purpose for filtering action. Here, only capacitors are inserted as voltage stabilizers and filters, close to both source and load converters. The stability problem therefore becomes a problem of selecting converter dc side capacitors.
B. Controller Structure
The dc bus voltage controller structure is shown in Fig. 4 . A proportional (P) controller is used for the droop scheme, similar to the PI-controller derived in [5] for back-to-back converter dc link voltage control. This controller structure should be implemented in all converters, intended for power flow control. The reason for this is to distribute the total load between as many converters as possible when droop control is utilized.
Note that several converters are used to support the power flow, which is not clear from Fig. 4 . To simplify the investigation, a simple system with only one source and one load converter is considered. This is then extended to cover the case with several source and load converters.
To attenuate the interaction between the ac side negative sequence voltage and the dc bus voltage control discussed in [6] , and to enhance controller pole placement the measured dc bus voltage is low-pass filtered [5] , see Fig. 4 . The break-over frequency of the low-pass filter is denoted . The dc bus voltage controller for the droop scheme, i.e., when a P-controller is used, is written
In the case of a purely capacitive dc distribution system, i.e. when , and , the closed loop transfer function is written (4) The effects of nonzero cable impedance are shown in the next section, where dynamic properties are examined. In the case of a purely capacitive dc distribution system, the current at the receiving end is expressed as , which in the case of a single source gives a droop function (5) The stationary droop impedance or resistance is thus and the actual and desired characteristic polynomials of the closed loop transfer function are given by (6) which is fulfilled for (7) It is clearly seen that a high damping of the closed loop transfer function poles requires a large dc distribution system capacitance. Here, the poles are chosen to give a performance corresponding to the one of a Butterworth filter, which means that the damping is selected as . This choice requires a rather moderate dc distribution bus capacitance without making the system oscillatory. The last point is important since the dc distribution bus is not purely capacitive, which implies that it is not advisory to make the simplified system oscillatory and then introduce nonidealities into the system. For the selected damping, the gain is (8) Assume that each converter corresponds to a virtual resistance, with a base value equal to (9) In the case of droop control, the dc current at rated load for rectifier operation increases due to the decreased output voltage caused by the droop characteristic (10) where is the relative converter output voltage drop at rated power. The droop resistance is inversely proportional to the gain, which yields (11) This is rewritten to
Now it is assumed that only half of the required dc bus capacitance is located at the source converter. The other half is located at the receiver or load converter, yielding . The equivalent time constant is (13) Consequently, the converter dc bus capacitor is selected from (14)
Note that for a multi-converter system, all the source converters should have the same stationary characteristics in order to achieve proper load sharing. This is fulfilled if the dc side capacitor of each converter is selected according to the expression above. Furthermore, for an ideal cable, i.e., without any impedance other than the dc side capacitors, the system transfer function will be the same as for the two-converter system. For converters with the following data it is found that each converter, source and load, should have a dc side capacitance to rated power ratio given by Note that the rated power is given for inverter operation at a dc link voltage equal to . According to [7] , the converter losses decrease for rectifier operation compared to inverter operation. This implies that the maximum allowable rectifier power is higher than the maximum inverter power based on the assumption that the converter losses are equal in the two cases.
When this method is used, communication is not required but the dc bus capacitance needed for each converter is considerably higher than reported in other work on the same topic [6] . Therefore, the converter proposed here is more bulky. However, the dc link capacitance for each converter is lower than twice the one a regular three-phase converter is equipped with, i.e., for motor drive applications. Furthermore, the magnitude of the dc bus voltage oscillations observed for an unbalanced ac load [6] is inversely proportional to the dc bus capacitance [5] . The oscillation appears at twice the frequency of the unbalanced ac network [5] , [6] , which means that introducing a low-pass filter with a break-over frequency lower than this frequency effectively attenuates the problem.
III. CABLE IMPEDANCE
In this section the requirements on the cable impedance are investigated. First a stationary analysis is made giving the maximum cable resistance. Then the influence of the cable inductance is investigated. These investigations are made for a simple two-converter system with a dc bus model according to Fig. 3 .
A. Stationary Characteristics
For simplicity, assume a network consisting of only one source and one load and operating at steady state. The latter assumption implies that the network can be regarded as purely resistive and only the stationary droop characteristic has to be considered, see Fig. 5 .
The current supplied to the load of this system is written (15) where is the receiving end power. This is rewritten to a second order algebraic equation and expressed in a per unit (pu) system based on the source ratings, see Appendix A The risk of entering converter over-modulation due to a too low dc link voltage is the main reason for investigating the dc bus voltages at different points in the network. The minimum dc link voltage is determined from the required load voltage at the converter output terminals, including the voltage drop across the ac side filter. The line-to-neutral RMS voltage at the converter output feeding a three-phase ac load is expressed as
The maximum RMS line-to-neutral voltage allowable for avoiding over-modulation at stationary operation is (20) for symmetrical voltage references, i.e. when space vector pulse width modulation (SVPWM) is used. If it is assumed that the reactive power equals zero, the limiting case for the inverter, i.e., receiver side, of the dc network is written Cable losses approximately equal to 0.2 pu seems very high. Fig. 6 illustrates the pu droop characteristic, expressed in pu power scale, for a three-phase converter based on Semikron SKM300GB123D modules, including over-modulation and loss limits. From Fig. 6 the increased power handling capability for rectifier operation at a semiconductor loss level equal to the rated appears to be close to 17%. This is not enough to cover cable losses of 0.2 pu but on the other hand, a dc network design without margins to avoid over-modulation is not likely. The characteristic shown in Fig. 6 is based on , , , 50 Hz, , and operation at unity power factor for the ac network. The converter losses are calculated according to [8] .
B. Stability
An impedance specification for individual loads of dc distribution systems, based on the small signal stability criterion, is presented in [9] . Here, stability is studied for varying cable parameters by investigation of the root locus. Therefore, the cables are from now on modeled as resistive and inductive, with the cable capacitance neglected or included in the converter dc side capacitors (Fig. 3) . The cable impedance is thus (27) The equivalent impedance of the receiving end is modeled (28) The impedance seen from the source converter is written (29) The cable resistance and receiving end equivalent resistance is expressed based on their pu values according to Since the dc bus voltage measured at the sending end converter terminals is low-pass filtered with a break-over frequency , it is desirable that (38)
The main purpose of (33)-(38) is to provide a numerical base for the further investigation where the limiting case with is assumed. This gives the receiving end voltage (39) Fig. 7 . DC bus voltage (top) and ac side output power (bottom) for the sending (black) and receiving (grey) end converters at an output power step from zero to rated power.
at rated output power. Therefore, the receiving end pu resistance and also its time constant are given by
The pu time constant of the considered case is given by
The cable resistance and inductance are thus for a 750 V, 100 kW system. The simulation result for this case is shown in Fig. 7 . The cable data investigated are and , i.e. . All timesimulations are made in DYMOLA with switch-mode converter models utilizing vector current controllers according to [5] and voltage droop controllers according to (3) . The voltage droop controller gain (8) for each source converter is calculated based on , since a load converter of the same rated power will have
. The ac side current reference for each one of the source converters is calculated from the droop current reference based on the assumption that the converter is loss-less. The measured dc bus voltage is low-pass filtered according to Fig. 4 .
In Fig. 7 it is seen that the stationary voltage is somewhat lower than expected (a few Volts). This is due to the fact that rated power is transmitted to the three-phase grid, i.e. the losses in the line side filter have to be added to the power supplied to the dc side of the converter. This also implies that the equivalent load resistance, , is lower than expected from the previous calculations. The small markings denote no load (p = 0) and the large markings denote receiver output power equal to rated sender power (p = 1:0). Now, the system is examined by means of pole-zero plots. The transfer function according to Fig. 4 is investigated in MATLAB, for different cable parameters and receiving end loading. MATLAB is used due to the fact that when the cable parameters are included the transfer function becomes much more complicated than (4). The characteristic polynomial for this two-converter system is of the fourth order and analytical expressions for the poles are not possible to derive. Note that (33) is not used for stability investigations, since it does not take the source converter output impedance, including , into account. Instead, (17) is used to calculate the receiving end voltage for the actual loading. An equivalent load resistance is calculated from and . From this the transfer function appearing in Fig. 4 is calculated according to (42). The total impedance seen from the converter is calculated as the source converter dc side capacitance in parallel with , which also forms the transfer function from to , see Fig. 4 . The converter in Fig. 4 is considered to have a transfer function for the frequencies of interest and the external power reference is set to zero. Fig. 8 shows the pole-zero plot for the system simulated in Fig. 7 , both at no-load (small markings) and at rated load (large markings). It is obvious from Fig. 8 that the actual loading of the system is of minor importance for stability.
To investigate the robustness against parameter uncertainty, is varied from 0.01 pu to 0.12 pu and the pu cable time constant is varied from 0.02 to 0.4 pu. The root-locus is investigated for a case where the receiving end power is approximately equal to rated power of the sending side converter, i.e., is equal to one. This is not a strong limitation since it has been found that the load level affects the pole-zero map to a barely noticeable extent (Fig. 8) . Fig. 9 shows the resulting root locus for the poles and (Fig. 8) . The two other poles, i.e. and , are complex conjugate pairs of the poles shown in Fig. 9 , and therefore not illustrated. From Fig. 9 it is seen that a low cable resistance results in a moderately damped system, which is also expected. This is further seen from the overshoot appearing in the dc bus voltage response resulting from a load power step at low cable resistance and time constant, see Fig. 10 . The overshoot is a consequence of the selected closed loop damping . The overshoot is due to the pole pair. For a long time constant of the cable, the situation is worse, which is shown in Fig. 11. In Fig. 11 , an oscillation is super- imposed on the voltage overshoot. The oscillation frequency is close to 40 Hz, which corresponds to the location of (and ), see Fig. 9 . On the other hand, when , the system is well damped but the receiving end converter operates at the limit of over-modulation for rated output power. Also the cable losses are high, around 20%, as discussed earlier and therefore, such a high cable resistance is not recommended. It is not realistic either. The system exhibits sufficient damping for which is recommended for design. [2] is studied. The network and converter parameters are given in Table I. Converter no. 1, 3, and 5 in Table I act as sources and converter no. 2 and 4 feed power to loads. Cable segment 1 is connected between converters 1 and 2 etc, and since this is a ring bus, cable segment 5 is connected between converters 5 and 1 (Fig. 1) . To calculate an appropriate cable resistance, it is assumed that the cable length of each segment is 100 m and that the maximum current density is 4 , even if the ring bus is broken. The cable inductance is calculated assuming a distance between the centers of the conductors equal to twice the conductor diameter. Fig. 12 shows the dc bus voltage at the converter terminals and the power delivered from each converter to its ac side. From the initial no load operating point, the output power of converter 2 increases by 50% of rated power at and the output power of converter 4 increases by 50% of rated power at , see Fig. 12 . In Fig. 12 it is shown that the load sharing works properly both in stationary and dynamical conditions.
V. CONCLUSION
A method to select the dc bus capacitance for each converter of a dc distributed power system is presented. The maximum cable resistance is specified upon the over-modulation limit. Furthermore, stability is investigated with aid of the root-locus for varying dc bus cable parameters. The droop control method investigated with the converter parameters found in the analysis is simulated both in a two-converter application and in a five-converter ring bus. From the simple two-converter analysis it is found that for realistic cable data, the system can be modeled in a steady state manner, i.e., without taking the cable inductance into consideration. Therefore, system specification and investigation can be made using a resistive cable model in a load-flow program. A five-converter dc ring bus is simulated with realistic cable parameters, where it is found that proper load sharing is obtained. 
